


A line drawing of a computer system. On the right is a vertical tower unit (10) with a floppy disk drive (12) and a CD-ROM drive. A cable (14) connects the tower to a monitor (13). The monitor has a screen (22) and a base. A keyboard (16) is connected to the monitor's base. A mouse (20) is connected to the tower unit.

Fig. 1



iii




Fig. 3B




Fig. 3C




Fig. 3D

The diagram illustrates a system architecture. A central component, labeled 400, is represented by a large, irregular shape. To its left, there is a component labeled 401, which is a vertical rectangle. To the right of component 400, there is a component labeled 402, which is a vertical rectangle. Below component 400, there is a component labeled 403, which is a horizontal rectangle. Below component 403, there is a component labeled 404, which is a horizontal rectangle. Below component 404, there is a component labeled 405, which is a horizontal rectangle. Below component 405, there is a component labeled 406, which is a horizontal rectangle. Below component 406, there is a component labeled 407, which is a horizontal rectangle. Below component 407, there is a component labeled 408, which is a horizontal rectangle. Arrows indicate the flow of data or information between these components. Arrows point from component 401 to component 400. Arrows point from component 400 to component 402. Arrows point from component 403 to component 404. Arrows point from component 404 to component 405. Arrows point from component 405 to component 406. Arrows point from component 406 to component 407. Arrows point from component 407 to component 408. A label 409 is positioned at the top right of the diagram.

Fig. 4A




Fig. 4B




Fig. 4D




Fig. 4E






Fig. 5A

Questions & Answers








Fig. 7

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm OF Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity ...

fsm-state(0 to 2) <= ... signal 801

```
853 E  --|| Embedded Fsm : exampleFsm;
859 E  --|| clock       : (fsm_clock);
854 E  --|| state_vector : (fsm_state(0 to 2));
855 E  --|| states       : (s0, s1, s2, s3, s4);
856 E  --|| state_encoding : ('000', '001', '010', '011', '100');
857 E  --|| arcs         : (s0 => s0, s0 => s1, s0 => s2,
                        s1 => s2, s1 => s3, s2 => s2,
                        s2 => s3, s3 => s4, s4 => s0);
858 E  --|| end Fsm;
```

852

86

END;

FIG. 8B




FIG. 8
(Prior Art)

entity FSM:FSM

850




FIG. 9

TOP: TOP

1010a

X1:Y1

B3:03

1012a

1014a

Z1:Z

B1:01

1016a

B2:02

1018a

1010b

X1:Y2

07:03

1012b

1014b

Z1:Z

B1:01

1016b

B2:02

1018b

1020

Y1:Y

B4:04

1022

Z1:Z

B1:01

1016c

B2:02

1018c

FIG. 10A

10303

10323

10343

10363

<instantiation identifier>, <instrumentation entity name>, <design entity name>, <event name>

FIG 10B





FIG 10C




[illegible]

0511


top:top

51102 A-14

10-11-68



22



1100

— FIG. 11A

211 216

X:X




FIG. 12A

Entity X IS

PORT (
);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X....

Y:Y
PORT MAP (} 1221
);

A <= ... } 1222
B <= ...
C <= ...

--!! [count, countnameφ, clock] <= Y.P; } 1230
--!! Q <= Y.[B].count.count1 AND A; } 1232
--!! [fail, failnameφ, "fail msg"] <= Q XOR B; } 1234
--!! [harvest, harvestnameφ, "harvest msg"] <= B AND C; } 1236 } 1223

END

FIG. 12B





FIG. 13A

PAGE 03

12/28/2000 15:47 5122440150



ENTITY OVR IS

PORT(R_IN : IN std_logic_vector(0..4);

... other ports as required ...

R_OV : OUT std_logic_vector(0..4);
RT : OUT std_logic;

-- !! BEGIN

-- !! Design Entity: FOO;

-- !! inputs (total)
-- !! R_IN => R(0..4);
-- !! other ports as needed

-- !! END INPUTS

-- !! OUTPUTS

-- !! <R-OVERLOAD>: R_OV(0..4) => R(0..4) [RT];
-- !! END OUTPUTS

-- !! END

ARCHITECTURE example of OVR IS

BEGIN

.... HDL code for entity body section

END

FIG. 13C

ENTITY FOO IS

PORT (

) ;

ARCHITECTURE example of FOO IS

BEGIN

R <= ...

1380 {
--!! R_IN <= R; 1381
--!!
--!! R_OV(0..4) <= ... 1382
--!! RT <= ... 1383
--!! Coverride, R_OVRIDE, R(0..4), RT] <= R_OV(0..4);
384

FIG. 13D





FIG. 19A



ENTITY DET IS

```

PORT ( A : IN std_logic;
       B : IN std_logic_vector(0 to 5);
       C : IN std_logic;
       D : IN std_logic;

```

```

       event_x : OUT std_logic_vector(0 to 2);
       x_here : OUT std_logic;
    );

```

```

-- !! BEGIN
-- !! Design Entity : LM;

```

```

-- !! INPUTS
-- !! A => A;
-- !! B => P, Q, B;
-- !! C => A, C;
-- !! D => D;
-- !! END INPUTS

```

```

-- !! DETECTIONS
-- !! <event_x> : event_x(0 to 2) [x_here];
-- !! END DETECTIONS

```

```

-- !! END

```

ARCHITECTURE example OF DET IS

BEGIN

.... HDL code

END;

FIG. 142